Ge-nanocrystals (NCs) were synthesized in amorphous TaZrO x by thermal annealing of cosputtered Ge-TaZrO x layers. Formation of spherical shaped Ge-NCs with small variation of size, areal density, and depth distribution was confirmed by high-resolution transmission electron microscopy. The charge storage characteristics of the Ge-NCs were investigated by capacitancevoltage and constant-capacity measurements using metal-insulator-semiconductor structures. Samples with Ge-NCs exhibit a maximum memory window of 5 V by sweeping the bias voltage from À7 V to 7 V and back. Below this maximum, the width of the memory window can be controlled by the bias voltage. The fitted slope of the memory window versus bias voltage characteristics is very close to 1 for samples with one layer Ge-NCs. A second layer Ge-NCs does not result in a second flat stair in the memory window characteristics. Constant-capacity measurements indicate charge storage in trapping centers at the interfaces between the Ge-NCs and the surrounding materials (amorphous matrix/tunneling oxide). Charge loss occurs by thermal detrapping and subsequent band-to-band tunneling. Reference samples without Ge-NCs do not show any memory window. 1 It suffers from the fact that one isolated defect in the bottom tunneling oxide will discharge the whole FG that leads consequently to a loss of information. Beside charge trapping memories 2 that replace the conductive FG by a nonconductive silicon nitride or oxynitride layer, memory cells based on charge storage in discrete nanocrystals 3 (NCs) are an interesting approach to overcome this issue. Due to their less vulnerability to charge losses, NC-based FG devices offer the chance for a thinner tunneling oxide and thus for lower program/erase voltages, shorter program/erase times, and better endurance.
The primary element of conventional non-volatile memories is the floating-gate (FG) transistor as proposed by Kahng and Sze in 1967 , where a continuous polysilicon FG acts as charge storage node. 1 It suffers from the fact that one isolated defect in the bottom tunneling oxide will discharge the whole FG that leads consequently to a loss of information. Beside charge trapping memories 2 that replace the conductive FG by a nonconductive silicon nitride or oxynitride layer, memory cells based on charge storage in discrete nanocrystals 3 (NCs) are an interesting approach to overcome this issue. Due to their less vulnerability to charge losses, NC-based FG devices offer the chance for a thinner tunneling oxide and thus for lower program/erase voltages, shorter program/erase times, and better endurance. 3, 4 However, in traditional flash memories, bit density is increased by shrinking the FG area. In current technologies, this area approaches less than 20 Â 20 nm 2 , which means that only a small number of NCs could be integrated. Thus, a process-related fluctuation in the number of NCs per memory cell will lead to a highly undesired variation of the devices threshold voltage. Consequently, the NC-based approach is not promising for conventional two-dimensional devices. However, due to fundamental limitations of horizontal device scaling, the future trend shifts towards three-dimensional flash memories. 5, 6 Here, the FG is circularly shaped and thus provides much larger area for the integration of NCs. This could open up the way for NCs to be integrated into three-dimensional memory structures. Ge-NCs are compatible with current CMOS technologies and offer benefits over Si-NCs such as lower crystallization temperature and negative conduction band offset with respect to the Si substrate. The latter is a promising NC property for faster programming speeds and longer data retention. 7 The devices operating voltage can be further reduced by using a combination of a SiO 2 tunneling oxide and a high-k control oxide, such as TaZrO x . In this work, Ge-NCs embedded in TaZrO x control oxide are formed by phase separation of co-sputtered Ge-TaZrO x layers. This approach is more promising for three-dimensional flash devices than other approaches such as the widely used implantation of Ge ions. 7, 8 In this study, p-type silicon wafers (100) with a resistivity of 2.75 X cm were (i) subjected to a standard RCA cleaning procedure, (ii) dipped in diluted hydrofluoric acid, and (iii) immediately transferred to an oxidation chamber to form the thermally grown tunneling oxide with a thickness of 5 nm. Afterwards, storage layers, each 6 nm thick, were deposited within a rf magnetron sputtering system by co-sputtering Ge and TaZrO x targets. The number of storage layers varied between one (single-layer sample) and two (two-layer sample). In case of the two-layer sample, the storage layers were separated by a pure TaZrO x layer of 2 nm thickness. The Ge concentration was varied through different rf power densities. Subsequently, the blocking oxide was deposited by sputtering pure TaZrO x with a thickness of 16 nm (single-layer and twolayer sample) and 21 nm (reference sample without Ge-NCs) in order to keep the overall dielectric thickness comparable. Finally, 10 nm Al 2 O 3 capping layers were deposited on all samples by atomic layer deposition (ALD) using water and trimethylaluminum (TMA) as precursors. To form Ge-NCs, the samples were annealed for 30 s at 700 C in N 2 atmosphere using a rapid thermal processing (RTP) tool. Size, areal density, and spatial distribution of the Ge clusters were analyzed on cross-section specimens using a JEOL 2200 FS transmission electron microscope (TEM) equipped with a spherical aberration corrector for the illumination system. For electrical studies, Ti/Al-gate electrodes were deposited by means of electron beam evaporation applying a shadow mask to form metal-insulator-semiconductor (MIS) capacitors. Capacitance versus voltage (C-V) and constant-capacity (CC) measurements were carried out using an Agilent E4980A semiconductor parameter analyzer. The C-V measurements were done at an ac frequency of 100 kHz. Fig. 1 shows high-resolution TEM (HRTEM) images of the single-layer sample (a) and two-layer sample (b) after annealing at 700 C. The thermal energy leads to phase separation of the co-sputtered storage layers. Spherically shaped Ge-NCs of small distribution of size, areal density, and depth are formed within an amorphous TaZrO x blocking oxide. The average size of the NCs is 7 nm in diameter for both samples and can be controlled by the thickness of the storage layer. The areal density of the Ge-NCs was determined to be about 9 Â 10 11 cm À2 for the single-layer sample and 4 Â 10 11 cm
À2
for the two-layer sample; it can be controlled by the concentration of Ge in the storage layer. The high Ge concentration in the single-layer sample leads to an insufficient average distance ($3.5 nm) between two adjacent NCs. Some of the NCs are in electrical contact, which may cause an undesired lateral transport of charges. Furthermore, some NCs grow into the SiO 2 tunneling oxide, which results in an undesired variation of the tunneling oxide thickness (see Fig. 1(a) ). It seems that the SiO 2 tunneling oxide does not act as a sufficient barrier to prevent Ge diffusion in this material system. 9 Both storage layers of the two-layer sample were sputtered with a lower concentration of Ge compared to the singlelayer sample, which results in the above mentioned lower NC areal density. Hence, these NCs are mostly well isolated from each other (average distance of $8.8 nm) and tend less to grow into the tunneling oxide. Fig. 2 shows normalized C-V curves of the single-layer MIS capacitor for various sweep voltage ranges. Due to the very slow sweep rate of 0.04 V/s, the charge trapping is near the saturated range (see Fig. 4 ). It can be seen that negative bias voltages shift the C-V characteristics to the left side (trapping of holes), while positive voltages shift the C-V characteristics to the right side (detrapping of holes/trapping of electrons). The higher shift to the left than to the right indicates that the number of stored holes is much higher than the number of stored electrons. Charge injection occurs from the tunneling oxide, as revealed by the counterclockwise hysteresis loop. The width of the hysteresis loop (also called memory window) widens as the sweep voltage range gets larger. The largest observed memory window is about 5 V and was measured by sweeping the voltage from À7 V to 7 V and back. Under reference to the review of Chang, 10 who compared the widths of memory windows for many different material combinations, and to the reports of Kanoun et al. ($2 V), 11 Das et al. (0.55 V), 12 and Beyer and Borany (3.3 V), 13 who studied the memory characteristics of Ge-NCs embedded in SiO 2 , the memory window reported here is remarkably wide. For comparison, the C-V curve of the reference sample without Ge-NCs was added to Fig. 2 ; it does not show any memory window. This indicates that the charges in the Ge-NCs containing samples are confined in the valence band (holes) or conduction band (electrons) of the NCs and/or trapped at their interfaces to the surrounding materials. Fig. 3 demonstrates the dependence of the bias voltage sweep range on the memory window size. Reference samples without Ge-NCs do not show any memory window for all tested bias voltages. In contrast, samples with Ge-NCs exhibit memory windows that get wider for larger voltage sweep ranges. The fitted slope is 0.79 for the two-layer sample (fitted from 2 V to 6 V) and 0.99 for the single-layer sample (fitted from 2 V to 7 V). The latter is very close to the ideal slope of 1. The smaller slope of the two-layer sample can be explained by the effectively thicker tunneling oxide as shown by TEM in Fig. 1(b) . Saturation occurs after sweeping the voltage beyond 67 V (single-layer sample) and 66 V (two-layer sample). Higher voltages result in distorted C-V curves and decreasing memory windows, which is probably due to the high leakage current that discharges the NCs across the gate contact. The second layer Ge-NCs (two-layer sample) do not create a second flat stair in the memory window characteristics, as reported for samples with two layers of Si-NCs embedded in SiO 2 . 14 Taking into account that the two-layer sample with the overall largest number of NCs stored less charges than the single-layer sample, it is obvious to assume that charges are only stored in the first layer which is directly above the tunneling oxide. There are two explanatory approaches for this: (i) Charges that are stored in the first layer form a coulomb barrier, which shields the second layer from the substrate. To overcome this barrier, such high bias voltages may be required that appreciable leakage currents set in, that discharge the Ge-NCs in this system. (ii) The NCs of the first layer share an interface with the tunneling oxide (SiO 2 ) and the control oxide (TaZrO x ), whereas the NCs of the second layer share an interface only with the control oxide. While the interface to the tunneling oxide may provide an appreciable number of defects for charge trapping, the interface to the blocking oxide may be better passivated. Once it is accepted that charges can only be stored in the first layer, the smaller maximum of stored charges in the two-layer sample (Fig. 3) can be explained by the lower NC areal density as compared to the single-layer sample (cf. HRTEM micrograph in Fig. 2) . Fig. 4 illustrates the flatband voltage shift as a function of the programming time for different negative bias voltages applied to the single-layer sample. In addition, the number n of stored holes per NC was added to the right hand axis, which can be approximately calculated by the equation of Tiwari et al.
Here, DV FB is the flatband voltage shift, t co is the control oxide thickness, q is the electronic charge, D and t dot are the spatial density and average size of the NCs, and e ox and e Ge are the permittivity of the oxide and NCs, respectively. For the first 50-100 s of programming, the flatband voltage shifts towards higher absolute values, which means that the number of stored holes increases with increasing time. After that time, the flatband voltage shift saturates. Saturation could be caused by (i) trapped holes that produce a repulsive electric field (coulomb barrier) for additional holes 15 and/or by (ii) absent free trapping centers. Programming at higher bias voltages causes saturation at higher flatband voltages. The higher bias voltage (i) leads to a higher energy of the holes, which enables them to overcome the repulsive field and/or (ii) activates energetically deeper trapping centers by causing a stronger band bending. Hence, a higher bias voltage results in a higher maximum number of stored holes. The relatively slow programming speed that can be deduced from Fig. 4 was also reported by Kanoun et al. using Ge-NCs embedded in SiO 2 as charge trapping layer. 15 One reason for the slow programming speed could be relaxation phenomena in the high-k dielectric. In addition, the electric field across the tunneling oxide decreases constantly during programming due to the trapped holes (coulomb barrier). Therefore, the number of stored holes per unit of time gets smaller with time.
CC measurements (Fig. 5) were done for the singlelayer sample to get a deeper look inside the charge storage and loss mechanisms. After programming (60 s at À10 V), the flatband voltage was determined to be À3.8 V. First, this voltage was applied to the sample and then continuously adjusted to keep the measured capacity constant at the flatband point. Thus, the tunneling oxide stayed under flatband conditions (see inset of Fig. 5 ) during the whole measurement. The kinetics of the applied flatband voltage can be divided into three sections (Fig. 5) : The absolute value of the flatband voltage (i) stayed constant during the first 50 s, (ii) decreased logarithmically between 50 s and 6 h, and (iii) stayed constant again after 6 h at a significant lower level (À2.6 V) compared to the unprogrammed state (À1.2 V). Since the sample was always under flatband conditions, holes confined in the valence band would easily tunnel back to the Si substrate, especially if more than one hole is stored per NC (as shown in Fig. 4) . 16 This is not the case as revealed by the constant value of the applied flatband voltage in the first section. Consequently, it can be said that holes are most likely trapped at the interfaces between the NCs and the surrounding materials (amorphous matrix/tunneling oxide) and that charge loss occurs by thermal detrapping and subsequent band-to-band tunneling to the substrate (see inset of Fig. 5 ). The significant higher absolute value of the applied flatband voltage in section three compared to the unprogrammed state can hence be explained by holes trapped in deep trapping centers. Since the measurement was performed at room temperature, these holes could not be activated and hence do not tunnel back to the substrate. Therefore, they cause the long time stable state seen in section three.
In conclusion, Ge-NCs of spherical shape and with good control of size, areal density, and depth distribution can be formed in amorphous TaZrO x by thermal annealing of cosputtered Ge-TaZrO x layers. Samples with Ge-NCs exhibit a counter clockwise hysteresis loop (memory window) with a maximum size of 5 V, which is remarkably wide compared to the memory windows reported for Ge-NCs embedded in SiO 2 and other material systems. Below this maximum, the memory window widens as the bias voltage gets larger. The fitted slope of the memory window versus bias voltage characteristics is 0.99 for the single-layer sample, which is very close to the ideal slope of 1. CC measurements reveal that charges are most likely trapped at interface defects between the NCs and the surrounding materials (amorphous matrix/tunneling oxide).
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